SciELO - Scientific Electronic Library Online

 
vol.37 número1Cryptographic applications in FPGASum-subtract fixed point LDPC decoder índice de autoresíndice de materiabúsqueda de artículos
Home Pagelista alfabética de revistas  

Servicios Personalizados

Articulo

Indicadores

  • No hay articulos citadosCitado por SciELO

Links relacionados

  • En proceso de indezaciónCitado por Google
  • No hay articulos similaresSimilares en SciELO
  • En proceso de indezaciónSimilares en Google

Bookmark


Latin American applied research

versión impresa ISSN 0327-0793

Resumen

AGOSTINI, L. et al. Forward and inverse 2-D DCT architectures targeting HDTV for H.264/AVC video compression standard. Lat. Am. appl. res. [online]. 2007, vol.37, n.1, pp. 11-16. ISSN 0327-0793.

This paper presents the architecture and the VHDL design of the integer Two-Dimensional Discrete Cosine Transform (2-D DCT) used in the H.264/AVC codecs. The forward and inverse 2-D DCT architectures were designed and their synthesis results mapped to Altera FPGAs are presented. The 2-D DCT calculation is performed by exploring the separability property, in such way, each 2-D DCT architecture is divided in two 1-D DCT calculations that are joined through a transpose buffer. The 1-D DCT transforms implemented and herein described are multiplierless, hence optimized shift-add operations are used. The architectures have a dedicated pipeline, optimized to process one input data per clock cycle. These architectures are able to cope with H.264/AVC encoder or decoder requirements targeting High Definition Digital Television (HDTV), with 1920x1080 pixel/frame at 30 frames per second.

Palabras llave : H.264/AVC Video Compression; Dedicated Hardware for Video Compression; 2-D FDCT; 2-D IDCT; Integer Transforms.

        · texto en Inglés     · pdf en Inglés