SciELO - Scientific Electronic Library Online

vol.37 número1Forward and inverse 2-D DCT architectures targeting HDTV for H.264/AVC video compression standardReal-time disparity map extraction in a dual head stereo vision system índice de autoresíndice de materiabúsqueda de artículos
Home Pagelista alfabética de revistas  

Servicios Personalizados



  • No hay articulos citadosCitado por SciELO

Links relacionados

  • No hay articulos similaresSimilares en SciELO


Latin American applied research

versión impresa ISSN 0327-0793


ARNONE, L.; GAYOSO, C.; GONZALEZ, C.  y  CASTINEIRA, J.. Sum-subtract fixed point LDPC decoder. Lat. Am. appl. res. [online]. 2007, vol.37, n.1, pp. 17-20. ISSN 0327-0793.

In this paper a low complexity logarithmic decoder for a LDPC code is presented. The performance of this decoding algorithm is similar to the original decoding algorithm's, introduced by D. J. C. MacKay and R. M. Neal. It is a simplified algorithm that can be easily implemented on programmable logic technology such as FPGA devices because of its use of only additions and subtractions, avoiding the use of quotients and products, and of float point arithmetic. The algorithm yields a very low complexity programmable logic implementation of a LDPC decoder with an excellent BER performance.

Palabras clave : Low Density Parity Check Codes; Decoding; BER Performance; Look-Up Tables.

        · texto en Inglés     · Inglés ( pdf )


Creative Commons License All the contents of this journal, except where otherwise noted, is licensed under a Creative Commons Attribution License