SciELO - Scientific Electronic Library Online

 
vol.37 issue1An open-source tool for SystemC to Verilog automatic translationFunctional verification: approaches and challenges author indexsubject indexarticles search
Home Pagealphabetic serial listing  

Services on Demand

Journal

Article

Indicators

  • Have no cited articlesCited by SciELO

Related links

  • Have no similar articlesSimilars in SciELO

Share


Latin American applied research

Print version ISSN 0327-0793

Abstract

DE ALBA, M. et al. FPGA design of an efficient and low-cost smart phone interrupt controller. Lat. Am. appl. res. [online]. 2007, vol.37, n.1, pp.59-63. ISSN 0327-0793.

In this work we have designed and implemented an efficient platform-level interrupt controller for a PXA270 microprocessor-based smart phone. Although current hardware development boards include this type of controllers, for specific applications most of them are costly and include too many interrupt sources that represent a waste for a particular design. For this reason we designed our own interrupt controller which is capable of detecting interrupt sources coming from different devices that request microprocessor service. The developed interrupt controller is efficient and low-cost due to the small number of register and logic gates required for its implementation, as well as for the small number of levels to be traversed in the circuit's critical execution path.

Keywords : Interrupt Controller; Codesign; FPGA; Low-Cost; Effective; PXA270; Smart Phone.

        · text in English     · English ( pdf )

 

Creative Commons License All the contents of this journal, except where otherwise noted, is licensed under a Creative Commons Attribution License