SciELO - Scientific Electronic Library Online

 
vol.37 número1FPGA design of an efficient and low-cost smart phone interrupt controllerAES-128 cipher: Minimum area, low cost FPGA implementation índice de autoresíndice de materiabúsqueda de artículos
Home Pagelista alfabética de revistas  

Servicios Personalizados

Articulo

Indicadores

  • No hay articulos citadosCitado por SciELO

Links relacionados

  • En proceso de indezaciónCitado por Google
  • No hay articulos similaresSimilares en SciELO
  • En proceso de indezaciónSimilares en Google

Bookmark


Latin American applied research

versión impresa ISSN 0327-0793

Resumen

MOLINA, A.  y  CADENAS, O.. Functional verification: approaches and challenges. Lat. Am. appl. res. [online]. 2007, vol.37, n.1, pp. 65-69. ISSN 0327-0793.

It's a fact that functional verification (FV) is paramount within the hardware's design cycle. With so many new techniques available today to help with FV, which techniques should we really use? The answer is not straightforward and is often confusing and costly. The tools and techniques to be used in a project have to be decided upon early in the design cycle to get the best value for these new verification methods. This paper gives a quick survey in the form of an overview on FV, establishes the difference between verification and validation, describes the bottlenecks that appear in the verification process, examines the challenges in FV and exposes the current FV technologies and trends.

Palabras llave : Functional Verification; Simulation-Based Verification.

        · texto en Inglés     · pdf en Inglés