SciELO - Scientific Electronic Library Online

 
vol.37 issue1AES-128 cipher: Minimum area, low cost FPGA implementationA fixed-point implementation of the expanded hyperbolic CORDIC algorithm author indexsubject indexarticles search
Home Pagealphabetic serial listing  

Services on Demand

Journal

Article

Indicators

  • Have no cited articlesCited by SciELO

Related links

  • Have no similar articlesSimilars in SciELO

Share


Latin American applied research

Print version ISSN 0327-0793

Abstract

GONZALEZ-CONCEJERO, C. et al. A portable hardware design of a FFT algorithm. Lat. Am. appl. res. [online]. 2007, vol.37, n.1, pp.79-82. ISSN 0327-0793.

In this paper, we propose a portable hardware design that implements a Fast Fourier Transform oriented to its reusability as a core. The design has parameterized the number of samples and the number of the data's bits. The module has been developed using a radix-2 decimation in time algorithm of n-point samples. Structural modelling is implemented using VHDL to describe, simulate, and perform the design. The resulting design is portable among different EDA tools and technology independent. The system has been synthesized with Quartus II from Altera and the performance results are presented.

Keywords : FFT; VHDL; Reusability; Portable; EDA Tools; Altera.

        · text in English     · English ( pdf )

 

Creative Commons License All the contents of this journal, except where otherwise noted, is licensed under a Creative Commons Attribution License