SciELO - Scientific Electronic Library Online

vol.37 número1AES-128 cipher: Minimum area, low cost FPGA implementationA fixed-point implementation of the expanded hyperbolic CORDIC algorithm índice de autoresíndice de materiabúsqueda de artículos
Home Pagelista alfabética de revistas  

Servicios Personalizados



  • No hay articulos citadosCitado por SciELO

Links relacionados

  • No hay articulos similaresSimilares en SciELO


Latin American applied research

versión impresa ISSN 0327-0793


GONZALEZ-CONCEJERO, C. et al. A portable hardware design of a FFT algorithm. Lat. Am. appl. res. [online]. 2007, vol.37, n.1, pp. 79-82. ISSN 0327-0793.

In this paper, we propose a portable hardware design that implements a Fast Fourier Transform oriented to its reusability as a core. The design has parameterized the number of samples and the number of the data's bits. The module has been developed using a radix-2 decimation in time algorithm of n-point samples. Structural modelling is implemented using VHDL to describe, simulate, and perform the design. The resulting design is portable among different EDA tools and technology independent. The system has been synthesized with Quartus II from Altera and the performance results are presented.

Palabras clave : FFT; VHDL; Reusability; Portable; EDA Tools; Altera.

        · texto en Inglés     · Inglés ( pdf )


Creative Commons License All the contents of this journal, except where otherwise noted, is licensed under a Creative Commons Attribution License