SciELO - Scientific Electronic Library Online

vol.37 issue1Comparison of FPGA implementation of the mod M reduction author indexsubject indexarticles search
Home Pagealphabetic serial listing  

Services on Demand




  • Have no cited articlesCited by SciELO

Related links

  • Have no similar articlesSimilars in SciELO


Latin American applied research

Print version ISSN 0327-0793


SUTTER, G.  and  BOEMO, E.. Experiments in low power FPGA design. Lat. Am. appl. res. [online]. 2007, vol.37, n.1, pp.99-104. ISSN 0327-0793.

This paper summarizes the utility of some low-power design (LPD) methods based on architectural and implementation modifications, for FPGA based systems. Power consumption is becoming one of the mayor design trade-off in today electronic. In this work, the contribution of spurious transitions to the overall consumption is evidenced and main strategies for its reduction are analyzed. Empirical results are present in order to show the effectiveness of pipelining and sequentialization as low-power design methodologies. The possibilities of power management techniques are explained and quantified. Algorithm level and Finite State Machines alternatives are also discussed and measured.

Keywords : Low Power Techniques; FPGA Design; Design Methods.

        · text in English     · English ( pdf )


Creative Commons License All the contents of this journal, except where otherwise noted, is licensed under a Creative Commons Attribution License