SciELO - Scientific Electronic Library Online

vol.37 número1Comparison of FPGA implementation of the mod M reduction índice de autoresíndice de materiabúsqueda de artículos
Home Pagelista alfabética de revistas  

Servicios Personalizados



  • No hay articulos citadosCitado por SciELO

Links relacionados

  • No hay articulos similaresSimilares en SciELO


Latin American applied research

versión impresa ISSN 0327-0793


SUTTER, G.  y  BOEMO, E.. Experiments in low power FPGA design. Lat. Am. appl. res. [online]. 2007, vol.37, n.1, pp. 99-104. ISSN 0327-0793.

This paper summarizes the utility of some low-power design (LPD) methods based on architectural and implementation modifications, for FPGA based systems. Power consumption is becoming one of the mayor design trade-off in today electronic. In this work, the contribution of spurious transitions to the overall consumption is evidenced and main strategies for its reduction are analyzed. Empirical results are present in order to show the effectiveness of pipelining and sequentialization as low-power design methodologies. The possibilities of power management techniques are explained and quantified. Algorithm level and Finite State Machines alternatives are also discussed and measured.

Palabras clave : Low Power Techniques; FPGA Design; Design Methods.

        · texto en Inglés     · Inglés ( pdf )


Creative Commons License All the contents of this journal, except where otherwise noted, is licensed under a Creative Commons Attribution License