SciELO - Scientific Electronic Library Online

 
vol.44 issue1Mathematical modeling for porous media transport in newtonian radiating/chemically reacting fluid over an impulsively-started vertical plate: A finite difference approachEffect of the ibuprofen solubility in acetone and dichloromethane on the drug release profiles from PLGA microspheres author indexsubject indexarticles search
Home Pagealphabetic serial listing  

Services on Demand

Article

Indicators

  • Have no cited articlesCited by SciELO

Related links

  • Have no similar articlesSimilars in SciELO

Share


Latin American applied research

On-line version ISSN 1851-8796

Abstract

SANDOVAL, C. Power consumption optimization in Reed Solomon encoders over FPGA. Lat. Am. appl. res. [online]. 2014, vol.44, n.1, pp. 81-85. ISSN 1851-8796.

This paper presents an analysis of the Reed Solomon encoder model and GF (2m) multiplier component, with the aim of optimizing the power consumption for reconfigurable hardware. The methods used consisted of concatenation and reassignment circuit signals in the VHDL description. This treatment allowed achieving a reduction in the consumption of hardware resources and optimizing power consumption in the multiplier of 7.89%, which results in a reduction of the dynamic power of a 42.42% in the coder design optimized. With this development, it provides a design method with good performance, which can be applied to other circuits

Keywords : Optimization; Low Power Consumption; FPGA; Reed Solomon Encoder; VHDL Design.

        · text in English

 

Creative Commons License All the contents of this journal, except where otherwise noted, is licensed under a Creative Commons Attribution License